Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

(.

Claim 1 (currently amended):

A processor, comprising:

a plurality of pipelined functional units for executing instructions;

a <u>centralized</u> scheduler, coupled to the plurality of functional units, wherein the <u>centralized</u> scheduler is programmed to <u>receive via an instruction buffer and an instruction</u> <u>decoder at least two separate instruction groups</u>, in a first stage[[,]] map each of <u>the</u> at least two separate instruction groups to at least a portion of the functional units independently of each other <u>in which the centralized scheduler treats each instruction group as having full access and availability to the plurality of pipelined functional units, and based at least in part on functional unit availability and instruction dependencies, perform a merging and remapping of the at least two separate instruction groups to the at least a portion of the functional units in a second stage to ensure that no resource conflict occurs between the plurality of pipelined functional units.</u>

Claim 2 (currently amended): The processor of claim 1, wherein the <u>centralized</u> scheduler is programmed to deliver the instructions to the portion of functional units following merging and remapping.

Claim 3 (canceled)

Claim 4 (previously presented): The processor of claim 1, wherein the at least a portion of the functional units execute instructions from the at least two instruction groups.

Claim 5 (original): The processor of claim 1, wherein the instruction groups follow a simultaneous multi-threading structure.

Claim 6 (original): The processor of claim 1, wherein the instruction groups are prioritized to prevent pipeline failures during execution of instructions.

Claim 7 (currently amended): A machine-readable medium having stored thereon a plurality of executable instructions, the plurality of instructions comprising instructions to:

receive at least two separate instruction groups in a scheduler via an instruction buffer and an instruction decoder;

in a first stage of the scheduler, map each of the at least two separate instruction groups to at least a portion of functional units independently of each other; and

based at least in part on functional unit availability and instruction dependencies, perform a merging and remapping of the at least two separate instruction groups to the at least a portion of functional units in a second stage of the scheduler.

Claim 8 (original): The medium of claim 7, wherein said instructions include instructions to deliver the instructions to the portion of functional units following merging and remapping.

Claim 9 (canceled)

ij

Claim 10 (previously presented): The medium of claim 7, wherein the at least a portion of functional units execute instructions from the at least two instruction groups.

Claim 11 (original): The medium of claim 7, wherein the instruction groups follow a simultaneous multi-threading structure.

Claim 12 (original): The medium of claim 7, wherein the instruction groups are prioritized to prevent pipeline failures during execution of instructions.

Claim 13 (currently amended): A method for dispersing instructions to executed by a processor, comprising:

receiving at least two separate instruction groups in a scheduler via an instruction buffer and an instruction decoder;

in a first stage <u>of the scheduler</u>, mapping each of <u>the</u> at least two separate instruction groups to at least a portion of functional units independently of each other; and

based at least in part on functional unit availability and instruction dependencies, perform performing a merging and remapping of the at least two separate instruction groups to the at least a portion of functional units in a second stage of the scheduler.

Claim 14 (original): The method of claim 13, further comprising: delivering the instructions to the portion of functional units following merging and remapping.

Claim 15 (previously presented): The method of claim 13, wherein the at least a portion of functional units execute instructions from the at least two instruction groups.

Claim 16 (canceled)

ij

Claim 17 (original): The method of claim 13, wherein the instruction groups follow a simultaneous multi-threading structure.

Claim 18 (original): The medium of claim 13, wherein the instruction groups are prioritized to prevent pipeline failures during execution of instructions.